



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
-----------------	-------------	----------------------	---------------------	------------------

10/715,629

11/17/2003

Frederic Boutaud

7020

4322

55740

7590

07/28/2006

GAUTHIER & CONNORS, LLP  
225 FRANKLIN STREET  
BOSTON, MA 02110

EXAMINER

LAI, VINCENT

ART UNIT

PAPER NUMBER

2181

DATE MAILED: 07/28/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

<b>Office Action Summary</b>	<b>Application No.</b> 10/715,629	<b>Applicant(s)</b> BOUTAUD, FREDERIC	
	<b>Examiner</b> Vincent Lai	<b>Art Unit</b> 2181	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

#### Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

#### Status

- 1) ☒ Responsive to communication(s) filed on 08 June 2006.
- 2a) ☒ This action is **FINAL**. 2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

#### Disposition of Claims

- 4) ☒ Claim(s) 1-14 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 1-14 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.


#### Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on \_\_\_\_\_ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

#### Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some \* c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
  2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
  3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

  
FRITZ FLEMING

SUPERVISORY PATENT EXAMINER  
TECHNOLOGY CENTER 2100

#### Attachment(s)

- 1) ☐ Notice of References Cited (PTO-892)
- 2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
- 3) ☐ Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)  
Paper No(s)/Mail Date \_\_\_\_\_.

- 4) ☐ Interview Summary (PTO-413)  
Paper No(s)/Mail Date. 7/23/2006
- 5) ☐ Notice of Informal Patent Application (PTO-152)
- 6) ☐ Other: \_\_\_\_\_.

## **DETAILED ACTION**

### ***Response to Amendment***

1. Acknowledgment is made of the amendments to the title, specification, and claims.
2. Objections to the claims, title, specification, and drawings have been withdrawn after considering amendments made.
3. The 35 USC 112 rejections of the claims have been withdrawn after considering amendments made.

### ***Information Disclosure Statement***

4. The information disclosure statement (IDS) submitted on 3/2/2005 was considered by the examiner.

### ***Claim Rejections - 35 USC § 102***

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

5. Claims 1-14 are rejected under 35 U.S.C. 102(b) as being anticipated by Morley (U.S. Patent # 4,276,594), herein referred to as Morley.

As per claim 1, Morley discloses a method for accessing a unified memory in a micro-processing system having a microprocessor, a one level pipeline and a two-phase clock such that an instructions is executed in a single instruction cycle, comprising:

(a) fetching (See figure 19, and column 18, lines 33-40: A fetch must be done) a program instruction from the unified memory (Public Memory 33, see figure 5);

(b) determining (See column 1, lines 32-36: A decision is made to what sort of instruction was fetched) if the fetched program instruction would require three unified memory accesses during a single instruction cycle for proper execution of the fetched program instruction (See column 58, lines 17-20: Parallel fetching is allowed, which is necessary when three unified memory accesses are to be completed as specified in the application. Three accesses can be done if one of two parallel fetches accesses the memory with two reads and the other fetch accesses the memory with just one read), proper execution of the fetched program instruction being the microprocessor performing the operations requested by the fetched program instruction in a single instruction cycle (See figure 28: Reads are done in one cycle);

(c) accessing the unified memory a first time, during the instruction cycle associated with the fetched program instruction, with a dummy access (See column 58, lines 17-20: During phase phi, updates are done during a fetch, which is what happens

Art Unit: 2181

when a dummy access is executed as stated in the specification of the application)  
when it is determined that the fetched program instruction requires three unified memory accesses (See column 58, lines 17-20: Parallel fetching is allowed, which is necessary when three unified memory accesses are to be completed as specified in the application. Three accesses can be done if one of two parallel fetches accesses the memory with two reads and the other fetch accesses the memory with just one read) for proper execution of the fetched program instruction;

(d) fetching a next program instruction from an instruction register (See column 46, table 14: Op code is read from an instruction register), during the instruction cycle associated with the fetched program instruction from the unified memory, when it is determined that the fetched program instruction requires three unified memory accesses (See column 58, lines 17-20: Parallel fetching is allowed, which is necessary when three unified memory accesses are to be completed as specified in the application. Three accesses can be done if one of two parallel fetches accesses the memory with two reads and the other fetch accesses the memory with just one read) for proper execution of the fetched program instruction (See column 46, table 14: Op code is the machine language code that dictates how instructions are to be completed and thus will determine the operations of the instructions); and

(e) accessing the unified memory a second time (See figure 28: On a read, there is two reads done), during the instruction cycle associated with the fetched program instruction from the first access of the unified memory, with a data access when it is determined that the fetched program instruction from the first access of the unified

Art Unit: 2181

memory requires three unified memory accesses for proper execution of the fetched program instruction (See column 58, lines 17-20: Allows for parallel fetching, which is needed when three unified memory accesses are made, as specified in the application. Three accesses can be done if one of two parallel fetches accesses the memory with two reads and the other fetch accesses the memory with just one read) from the first access of the unified memory.

As per claim 2, Morley discloses wherein the data access is a read data access (See figure 28: Read is one data access operation).

As per claim 3, Morley discloses wherein the data access is a write data access (See figure 28: Write is one data access operation).

As per claim 4, Morley discloses wherein the fetched program instruction from the first access of the unified memory is a last instruction of a loop (See column 41, line 64-column 42, line 1: Morley discloses that the code does not change during a loop operation and thus the last instruction of a loop should have already been fetched during the operation of a loop).

As per claim 5, Morley discloses wherein the instruction register is an instruction stack (See column 36, lines 43-46: Call instructions are placed in a stack) thereby

enabling program instruction fetches for nested loops (See column 18, lines 33-39:  
Fetching of a nest of code (which can be a nested loop) is allowed).

As per claim 6, Morley discloses a method for accessing a unified memory in a micro-processing system having a microprocessor, a one level pipeline, and a two-phase clock, such that an instruction is executed in a single instruction cycle, comprising:

(a) fetching (See figure 19, and column 18, lines 33-40: A fetch must be done) a program instruction, corresponding to a second instruction cycle, from the unified memory (Public Memory 33, see figure 5) during a first instruction cycle;

(b) determining if the fetched program instruction corresponding to the a second instruction cycle is a conditional program code discontinuity (See column 1, lines 32-36: A decision is made to what sort of instruction was fetched);

(c) accessing the unified memory a first time during the second instruction cycle with a dummy access (See column 58, lines 17-20: During phase phi, updates are done during a fetch, which is what happens when a dummy access is executed) when it is determined that the fetched program instruction corresponding to the second instruction cycle is a conditional program code discontinuity; and

(d) accessing the unified memory a second time (See figure 28: On a read, there is two reads done) during the second instruction cycle to read a new instruction when it is determined the fetched program instruction corresponding to the second instruction cycle is a conditional program code discontinuity, thereby delaying instruction access

from the unified memory for the second instruction cycle by a half cycle (See figure 19: There is a phase gap between reads).

As per claim 7, Morley discloses wherein the conditional program code discontinuity is a jump instruction (See column 39, lines 3-7: Jump is a special instruction).

As per claim 8, Morley discloses wherein the conditional program code discontinuity is a call instruction (See column 36, lines 43-46: Call instructions are handled differently from other instructions).

As per claim 9, Morley discloses a method for accessing a unified memory in a micro-processing system having a microprocessor, a one level pipeline, and a two-phase clock, such that an instruction is executed in a single instruction cycle, comprising:

(a) fetching (See figure 19, and column 18, lines 33-40: A fetch must be done) a program instruction from the unified memory (Public Memory 33, see figure 5);

(b) determining (See column 1, lines 32-36: A decision is made to what sort of instruction was fetched) if the fetched program instruction is a loop initiation instruction;

(c) storing (See column 46, table 14: Op code is stored in an instruction register) a first instruction of the loop in an instruction register when the fetched program instruction is a loop initiation instruction;



(d) executing the loop (See column 41, line 67-column 42, line 1: Loops are executed with a special case for single instruction loops);

(e) determining if a fetched instruction during the execution of the loop is a last instruction of the loop (See column 1, lines 32-36: A decision is made to what sort of instruction was fetched);

(f) accessing the unified memory a first time, during the instruction cycle associated with the fetched last instruction of the loop, with a dummy access (See column 58, lines 17-20: During phase phi, updates are done during a fetch, which is what happens when a dummy access is executed);

(g) fetching the first instruction of the loop from the instruction register (See figure 19, and column 18, lines 33-40: A fetch must be done), during the instruction cycle associated with the fetched last instruction of the loop; and

(h) accessing the unified memory a second time, during the instruction cycle associated with the fetched last instruction of the loop, with a data access (See figure 28: On a read, there is two reads done).

As per claim 10, Morley discloses wherein the data access is a read data access (See figure 28: Read is one data access operation).

As per claim 11, Morley discloses wherein the data access is a write data access (See figure 28: Write is one data access operation).

Art Unit: 2181

As per claim 12, Morley discloses wherein the instruction register is an instruction stack (See column 36, lines 43-46: Call instructions are placed in a stack), thereby enabling program instruction fetches for nested loops (See column 18, lines 33-39: Fetching of a nest of code (which can be a nested loop) is allowed).

As per claim 13, Morley discloses a method for accessing a unified memory in a micro-processing system during execution of a loop instruction, comprising:

(a) accessing (See figure 19, and column 18, lines 33-40: A fetch must be done, which accesses the memory) a program instruction from the unified memory (Public Memory 33, see figure 5) during a first instruction cycle;

(b) determining a type of program instruction (See column 1, lines 32-36: A decision is made to what sort of instruction was fetched);

(c) pre-fetching a second instruction from the unified memory (See figure 28: On a read there is two reads done, the second read being possible to be a pre-fetch);

(d) saving the pre-fetched instruction in a register when it is determined that the type of program instruction is a first instruction of a loop (See column 46, table 14: Op code is stored in an instruction register);

(e) fetching an instruction from the register (See column 46, table 14: Op code is read from an instruction register) when it is determined that the type of program instruction is a last instruction of a loop;

(f) accessing the unified memory with a dummy access (See column 58, lines 17-20: During phase phi, updates are done during a fetch, which is what happens when a dummy access is executed) during execution of the last instruction of the loop; and

(g) accessing the unified memory, a second time, with a data access during execution of the last instruction of the loop (See figure 28: On a read, there is two reads done).

As per claim 14, Morley discloses wherein the pre-fetched instruction is saved in a stack (See column 36, lines 43-46: Call instructions are placed in a stack) when it is determined (See column 1, lines 32-36: A decision is made to what sort of instruction was fetched) that the type of program instruction is first instruction of a loop to enable nested loops and interruptible loops, and a next instruction is fetched from the stack (See column 46, table 14: Op code is read from an instruction register) when it is determined that the type of program instruction is a last instruction of the loop.

### ***Response to Arguments***

6. Applicant's arguments filed on 8 June 2006 have been fully considered but they are not persuasive.

In the arguments submitted, applicant is restating examiner's position and then disagreeing without providing convincing factual basis for the disagreement.

Specifically, it is the interpretation of the examiner that the number of unified access can be determined and three unified accesses is possible. It is also interpreted that a dummy access is used for updates as specified in paragraph 46 of the submitted specification of the application. This stance has previously been explained in the first office action.

Examiner believes interpretation of the claims and references to be corrected as thus maintains the rejections of the claims.

### ***Conclusion***

7. **THIS ACTION IS MADE FINAL.** Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Art Unit: 2181


8. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Vincent Lai whose telephone number is (571) 272-6749. The examiner can normally be reached on M-F 8:00-5:30 (First BiWeek Friday Off).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Fritz M. Fleming can be reached on (571) 272-4145. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Vincent Lai  
Examiner  
Art Unit 2181

vi  
February 8, 2006

  
FRITZ FLEMING  
SUPERVISORY PATENT EXAMINER  
TECHNOLOGY CENTER 2100  
7/23/2006